CSC/EEE120 Digital Design Fundamentals
Fall 2026 (8/25 - 12/18) (Active)
(Optional) Text Book: Floyd, Digital Fundamentals w/VHDL (w/CD), ISBN #9780130995278
Embedded Files
_________________________________________
Hybrid Class ( CSC120 #14664/EEE120 #14699)
Hybrid Class ( CSC120 #14664/EEE120 #14699)
Note: Canvas CSC120/Class#14664 covers online materials for EEE120/Class #14699
Class meets every Tuesday 10:00am - 12:45pm @ T1-112 + Online assignments
Class meets every Tuesday 10:00am - 12:45pm @ T1-112 + Online assignments
Office Hour: In class room at the end of each class
Office Hour: In class room at the end of each class
________________________________________
(for In-Person Class only)
(for In-Person Class only)
If you don't feel well:
If you don't feel well:
1. Email me that you don't feel well (you don't need to provide me any medical info), stay home and do assignments Online
1. Email me that you don't feel well (you don't need to provide me any medical info), stay home and do assignments Online
2. Get well. There is no rush, only go back to class when you are well.
2. Get well. There is no rush, only go back to class when you are well.
Note: strict Online Assignments policy:
Note: strict Online Assignments policy:
If students don't submit assignments in 14 days, they will be dropped from the course
If students don't submit assignments in 14 days, they will be dropped from the course
___________________________________________________
Assignment #1 / Sign in Canvas / Do Syllabus Quiz
Assignment #1 / Sign in Canvas / Do Syllabus Quiz
post 8/25, due in class 8/25
post 8/25, due in class 8/25
(Note: If you don't show up for the first class, you will be dropped as "NO SHOW")
_______________________________________________________________
Resource for Assignment #2
Resource for Assignment #2
(Optional: Form a Study Group of 2). Read the power point, practice the problems presented in the power point, make sure you understand the concept
____________________________
(post 8/25) (due 9/4 11:59 pm )
(post 8/25) (due 9/4 11:59 pm )
late: 9/5 12:01am - 9/6 11:59pm
late: 9/5 12:01am - 9/6 11:59pm
Game Over: after 9/6 11:59pm: 0 point
Game Over: after 9/6 11:59pm: 0 point
______________________________________________________
Common Q & A
Q1. does all assignments get sent to you by email, not on Canvas ?
A1. I use Canvas for a few purposes:
1. At the beginning of the class, I use it as an intro for the class, and set up a link to this web page.
2. Syllabus quiz
3. Announcement when new assignments are posted
4. Grade Book (grades are posted 1 week after due date)
After that, our class web page takes over for Assignments details, Resources, etc.
Sending assignments by email is faster, especially when Canvas is down (there is no middleman).
______________________________________________________
Digital Lab Kits
Digital Lab Kits
Digital Lab Kits will be provided to you in class, you use it to do lab in class and at home.
Digital Lab Kits will be provided to you in class, you use it to do lab in class and at home.
The unit is assigned to you until we finish the final lab, then you return it to me in the class room.
The unit is assigned to you until we finish the final lab, then you return it to me in the class room.
_______________________________________________
Resources for Assignment #3
Resources for Assignment #3
Basic Logic Gates: NOT, And, Or
Basic Logic Gates: NOT, And, Or
_________________________________________________________________
___________________________________________________________________________
_______________________________________________
(Digital Lab Kit will be provided in the class room, you get to keep the Lab Kit until the last lab assignment of this class)
(Digital Lab Kit will be provided in the class room, you get to keep the Lab Kit until the last lab assignment of this class)
(post 9/1) (due 9/11 11:59 pm )
(post 9/1) (due 9/11 11:59 pm )
late:9/12 12:01am - 9/13 11:59pm
late:9/12 12:01am - 9/13 11:59pm
Game Over after 9/13 11:59pm: 0 point
Game Over after 9/13 11:59pm: 0 point
______________________________________________________
Common Q &A
Common Q &A
Q0. I am not able to save or downloads Assignment #2 files @Docs.Google. Could you send me the Assignment #2 file.
A0. Once you open up the file, do:
File/Download/Microsoft PowerPoint(.pptx)/ Filename: assign-02-ecer103-YOURfirstName-Lastname.pptx
then edit your file in the downloaded folder.
email to Ui.luu@gccaz.edu attaching your edited PowerPoint
______________________________________________________________
Q1.I have spent quite some time troubleshooting it and got it to work perfectly, so I will attach my part of the assignment and turn it in.
Just curious, what did you do to make it work? Correct wiring error?
A1. For me, the problem was that I didn't plug the parts in all the way so it might be that caused the trouble with it. So I just unplugged everything and plugged it back in and make sure they are all the way in their spot. It works!
_____________________________________________________________
Additional Practices (Optional: 0 point / Report NOT required)
Additional Practices (Optional: 0 point / Report NOT required)
(Optional) Build & Test AND Logic
(Optional) Build & Test AND Logic
1. draw schematics with pin assignments,
2. build circuit based on schematics
3. Take a photo of circuit board
4. Connect to the "Power & I/O" test board. Run 4 test cases, take 4 photos
5. Put test data next to the truth table.
5. Put in the PowerPoint, save filename as 120-bonus-assign-03-FirstName-LastName (for your own record, NO report is required)
_______________________________________________
(Optional) Build & Test OR Logic
(Optional) Build & Test OR Logic
_______________________________________________
Review the following microPointer: Example of Combination Logic below, then do Assignment #4
Review the following microPointer: Example of Combination Logic below, then do Assignment #4
_________________________________
(Note: This assignment is to practice creating a truth table based on logic diagram, it does NOT require building or testing any circuit. )
(Note: This assignment is to practice creating a truth table based on logic diagram, it does NOT require building or testing any circuit. )
(post 9/8) (due 9/18)
(post 9/8) (due 9/18)
_________________________________
Simple Security System(link)
(post 9/15) (due 9/25)
(post 9/15) (due 9/25)
(Note: If you are new in building circuits, it is beneficial to compare notes with your teammate, you still have to build your own circuit & take your own pictures)
___________________________________
Warnings
Warnings
If you submit my original PowerPoint or "Guided Tour" as your report, your total score will be 0.
______________________________________
Building Circuit / Secret of Success :
Building Circuit / Secret of Success :
1. Follow Logic Diagram closely
1. Follow Logic Diagram closely
2. Each wire has 2 connections, Triple check each connection before adding the next wire.
2. Each wire has 2 connections, Triple check each connection before adding the next wire.
3. "Despacito" / Go Slow : The slower you go, the faster you will get your circuit working.
3. "Despacito" / Go Slow : The slower you go, the faster you will get your circuit working.
__________________________________________________________________________________________________________
(post 9/22) (due 10/2) (date depends on successful installation of FPGA software)
(post 9/22) (due 10/2) (date depends on successful installation of FPGA software)
Installation of FPGA software
Plan A: Install FPGA software using the FPGA Reference Guide (If there is any issue with installation of FPGA software on Windows Laptop, use plan B)
https://www.altera.com/downloads/fpga-development-tools/quartus-prime-lite-edition-design-software-version-20-1-1-windows, (get Version 20.1.1 for Windows).
This is NOT the newest version of the software available, but some of the built-in features we will use have been discontinued in the newer versions. Note: the software will not work on Apple computers.
Plan B: Have IT Install FPGA software in the class room, will use class room computer for FPGA works.
(Estimate class room computer installation ready in October)
Older Version 18.1 ( for reference only)
Download 18.1.zip(older version)
Assignment #6 Design/ Build & Test Exclusive OR Logic using SOP(link)
Assignment #6 Design/ Build & Test Exclusive OR Logic using SOP(link)
(post 9/29) (due 10/9)
(post 9/29) (due 10/9)
______________________________________
Design a Lethal Security System using SOP Method
Design a Lethal Security System using SOP Method
(Note: The video was made for Assignment #6 Fall2020 Class, It mentioned Build & Test circuits. Last semester, majority of beginners can NOT make the circuit to work, because it's a little more complicated than the newbies can handle, and they cried! So, I decide to make the Build & Test part 100% optional, only do it because you have time and want to challenge your building & troubleshooting skill)
(Note: The video was made for Assignment #6 Fall2020 Class, It mentioned Build & Test circuits. Last semester, majority of beginners can NOT make the circuit to work, because it's a little more complicated than the newbies can handle, and they cried! So, I decide to make the Build & Test part 100% optional, only do it because you have time and want to challenge your building & troubleshooting skill)
(This is for practice only, to prepare for Assignment #7, No Report required)
(This is for practice only, to prepare for Assignment #7, No Report required)
Note: for SOP Design Practice only, Building circuits is Not required
Note: for SOP Design Practice only, Building circuits is Not required
(Optional) (No Report required) Guided Tour Build & Test SOP Design / Lethal Security System (Courtesy from Angelica/ Fall2020)
(Optional) (No Report required) Guided Tour Build & Test SOP Design / Lethal Security System (Courtesy from Angelica/ Fall2020)
__________________________________________________
Assignment #7 / Apply Boolean Algebra to simplify Lethal Security System(link)
Assignment #7 / Apply Boolean Algebra to simplify Lethal Security System(link)
(post 10/6) (due 10/16)
(post 10/6) (due 10/16)
____________________________________________
Common Q & A
Common Q & A
Q0. After reviewing the feedback, I know what is missing, can I resubmit for partial credits?
Q0. After reviewing the feedback, I know what is missing, can I resubmit for partial credits?
A0. No. Each assignment is treated like a test, follow instructions closely and give it your best shot; I only grade it once.
A0. No. Each assignment is treated like a test, follow instructions closely and give it your best shot; I only grade it once.
__________________________
Q1. Why is b + b' = 1 ?
Q1. Why is b + b' = 1 ?
A1. Consider 2 cases:
A1. Consider 2 cases:
case 0: b=0 then b'=1: 0 + 1 = 1
case 0: b=0 then b'=1: 0 + 1 = 1
case 1: b=1 then b'=0: 1 + 0 = 1
case 1: b=1 then b'=0: 1 + 0 = 1
Boolean Algebra Power Point at the top of this page covers this info + other worthy items to review
Boolean Algebra Power Point at the top of this page covers this info + other worthy items to review
______________________________
Q2. Can you walk us through an example of simplifying a Design Equation using Boolean Algebra?
Q2. Can you walk us through an example of simplifying a Design Equation using Boolean Algebra?
_________________________
__________________________________________________________________________
___________________________
Assignment #8 / DeMorgan Theorem #1 (link)
Assignment #8 / DeMorgan Theorem #1 (link)
(post 10/13) (due 10/23)
(post 10/13) (due 10/23)
______________________________
(Optional) Practice #2 / Draw Logic Diagram/ Build & Test Boolean Special (NO report required)
(Optional) Practice #2 / Draw Logic Diagram/ Build & Test Boolean Special (NO report required)
______________________________
The PowerPoint above covers rules of grouping for all combinations
The PowerPoint above covers rules of grouping for all combinations
Assignment #9 / Karnaugh Map (link)
Assignment #9 / Karnaugh Map (link)
(post 10/20) (due 10/30)
(post 10/20) (due 10/30)
__________________________________________________________
__________________________________________________________
(additional practice / No Report required) Simplify Assignment #9 using Boolean Algebra
(additional practice / No Report required) Simplify Assignment #9 using Boolean Algebra
________________________________________________
Assignment #10 / 4-variable Karnaugh Map (link)
Assignment #10 / 4-variable Karnaugh Map (link)
(post 10/27) (due 11/6)
(post 10/27) (due 11/6)
______________________________________________________
_______________________________________
________________________________________________
Assignment #11-Part 1 / Design Challenge / 4-variable Karnaugh Map (link)
Assignment #11-Part 1 / Design Challenge / 4-variable Karnaugh Map (link)
( practice in class, No report required)
( practice in class, No report required)
Assignment #11 / Design Challenge / 4-variable Karnaugh Map (link)
Assignment #11 / Design Challenge / 4-variable Karnaugh Map (link)
(post 11/3) (due 11/13)
(post 11/3) (due 11/13)
________________________________________
Study Guide for Assignment #11
Study Guide for Assignment #11
Review:
Review:
Assignment #10 / 4-variable Karnaugh Map
Assignment #10 / 4-variable Karnaugh Map
______________________________________
State Machine Design using D Flip Flop
State Machine Design using D Flip Flop
Review D Flip Flop Truth Table & Excitation Table
Learn by doing: Practice State Machine Design using D Flip Flop-Template (Download this template to your local drive, then add your solutions)
Learn by doing: Practice State Machine Design using D Flip Flop-Template (Download this template to your local drive, then add your solutions)
_________________________________________________
Assignment #12/ Design State Machine using D Flip Flop/ Create Logic Diagrams(link)
Assignment #12/ Design State Machine using D Flip Flop/ Create Logic Diagrams(link)
(post 11/10) (due 11/20)
(post 11/10) (due 11/20)
(Note: for this assignment, you draw the Logic Diagram based on a given Design Equation, Building Circuit is NOT required)
(Note: for this assignment, you draw the Logic Diagram based on a given Design Equation, Building Circuit is NOT required)
Solution for Assignment #12
Solution for Assignment #12
________________________________________
Return Digital Lab Kit (10 points)
Return Digital Lab Kit (10 points)
Assignment #12 , 13 & 14 does NOT require Building circuit, please return your digital Lab Kit
Assignment #12 , 13 & 14 does NOT require Building circuit, please return your digital Lab Kit
(Note: make sure to put in the box an index card with your name & student ID to get proper return credit)
(Note: make sure to put in the box an index card with your name & student ID to get proper return credit)
Return Location: our class room
Return Location: our class room
Dates & time: Tuesday in class:
Dates & time: Tuesday in class:
(due 4/13, 4/20, 4/27)
(due 4/13, 4/20, 4/27)
___________________________________
Design State Machine using JK Flip Flop
Design State Machine using JK Flip Flop
Review JK Flip Flop Truth Table & Excitation Table
Learn by doing (NO report required): Assignment-2-StateMachineJK-Template (Download the template to your local drive, then add your solutions)
Learn by doing (NO report required): Assignment-2-StateMachineJK-Template (Download the template to your local drive, then add your solutions)
- Follow the Assignment-2 template, follow illustrations then fill in the blanks.
- Compare your answer with the "Spoiler Sample Solution"; if your original answer is NOT correct, have team discussion to figure out the process to get the correct answer.
Spoiler Alert / Sample Solution:
Spoiler Alert / Sample Solution:
_________________________
Assignment #13/ Design State Machine using JK Flip Flop/ Create Logic Diagrams (link)
Assignment #13/ Design State Machine using JK Flip Flop/ Create Logic Diagrams (link)
(post 11/17) (due 11/27)
(post 11/17) (due 11/27)
___________________________________________________________________
Resource / Study Guide to prepare for Assignment #14
Resource / Study Guide to prepare for Assignment #14
0.0 For Karnaugh map grouping, review: Karnaugh Map Power Point
Note: Rule to cover "1" & "x": You have to cover 1, you don't have to cover "x", but if "x" can make your group of 1 bigger, you include it.
0.1 For Design equations, review:
1. Review
Learn by doing (NO report required): Assignment-2-StateMachineJK-Template
2. Review / Compare notes with Sample solution:
Sample solution for JK State Machine Design
3. Review Special case:
Example / Create Design Equation for Special Case
_________________________________________________________________________________________
Assignment #14/ State Machine Design Project / Stepper motor Control using JK Flip Flop(link)
Assignment #14/ State Machine Design Project / Stepper motor Control using JK Flip Flop(link)
(post 11/24) (due 12/4)
(post 11/24) (due 12/4)
________________________________________
Course Evaluation
Section number ( CSC120 #30204/EEE120 #29429)
Section number ( CSC120 #30204/EEE120 #29429)
Class time will be allocated for course evaluation at the end of semester:
Fall 2026 Engineering Student Course Evaluation (link)
12/8/2026
12/8/2026
State Machine Review
Review State machine Design: D vs JK Flip Flop
___________________________________________________________________
Last Assignment : One Thing (link)
Last Assignment : One Thing (link)
(post 12/8) (due 12/11)
(post 12/8) (due 12/11)
_______________________________________
12/14: Final Grade will be posted on Canvas Grade Book
12/14: Final Grade will be posted on Canvas Grade Book
12/21: Official Final Grade posted in SIS "Student Center")
12/21: Official Final Grade posted in SIS "Student Center")
_____________________________________________
Embedded Control / DeLorean
Embedded Control / DeLorean
(Featuring: Thea / CSC120 / Fall2019)
Jumbo Jet Engine Control
Jumbo Jet Engine Control
(US Patent 6,587,199 B1)
Page updated
Google Sites
Report abuse